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Abstract
Neuromorphic computing architectures enable the dense co-location of memory and
processing elements within a single circuit. This co-location removes the communi-
cation bottleneck of transferring data between separate memory and computing units
as in standard von Neuman architectures for data-critical applications including ma-
chine learning. The essential building blocks of neuromorphic systems are non-volatile
synaptic elements such as memristors. Key memristor properties include a suitable
non-volatile resistance range, continuous linear resistance modulation and symmetric
switching. In this work, we demonstrate voltage-controlled, symmetric and analog po-
tentiation and depression of a ferroelectric Hf0.57Zr0.43O2 (HZO) field effect transistor
(FeFET) with good linearity. Our FeFET operates with a low writing energy (fJ) and
fast programming time (40 ns). Retention measurements have been done over 4-bits
depth with low noise (1 %) in the tungsten oxide (WOx) read out channel. By ad-
justing the channel thickness from 15nm to 8nm, the on/off ratio of the FeFET can
be engineered from 1 % to 200 % with an on-resistance ideally >100 kΩ, depending on
the channel geometry. The device concept is using earth-abundant materials, and is
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compatible with a back end of line (BEOL) integration into complementary metal-oxide-
semiconductor (CMOS) processes. It has therefore a great potential for the fabrication
of high density, large-scale integrated arrays of artificial analog synapses.
Keywords
ferroelectric switching, hafnium zirconium oxide, tungsten oxide, BEOL, ferroelectric
field-effect transistor, memristor
1 Introduction
The development of new computing architectures has seen a substantial push since the
scaling of conventional CMOS technology has come to its limits and cannot keep up with
the always increasing demand for computational power. A large part of today’s computing
resources is dedicated to processing large amounts of data, such as images, videos, or sensor
outputs. For all these workloads, conventional von Neuman architectures are limited by a
fundamental, time and power consuming task of transferring data between the processor and
the memory.1 Brain-inspired neuromorphic architectures with co-located computation and
memory units appear as promising candidates to overcome this issue.2 Such architectures
consist of neurons that are interconnected by plastic synapses, which can be arranged in a
crossbar topology to efficiently perform matrix-vector multiplications3 âĂŞ a key comput-
ing task when executing neural networks.4,5 In recent years, much progress has been made
in neuromorphic hardware, in particular in creating crossbar arrays of artificial synapses
connected to CMOS neurons.6–12 Multiple device concepts have been proposed in order to
realize the required artificial synapse, such as phase change memory (PCM),13–15 filamen-
tary and non-filamentary resistive switching memory (RRAM),16–18 electro-chemical memory
(ECRAM),19–21 and ferroelectric (FE)7,22–25 based memory cells. Unlike classical memory
elements, such devices are characterized by the stronger need for multilevel or analog pro-
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gramming capabilities to define the synaptic weight. While PCM and RRAM devices are
essentially current controlled, the different states in ferroelectric memory elements are con-
trolled by applying an electric field. The states are linked to the partial switching of the
ferroelectric polarization, which allows to fine tune the synaptic weights in analog computing
approaches, with fast and low-power writing.26
For circuits solving real world applications, the number of required synapses rapidly ex-
plodes with the complexity of the task at hand. Solving even a simple task such as the
MNIST database of handwritten digits requires ≈105 synapses,27 while the training of a
deep neural network (DNN) relies on up to millions of synapses. Such numbers of hardware
synapses can only be obtained in densely integrated circuits such as fabricated using modern
CMOS technology. Part of the functions in neural networks can also be implemented using
CMOS circuits (e.g. activation). Therefore, it is important that materials and processes are
CMOS compatible. The recent discovery of ferroelectricity in hafnia composites,28 a mate-
rial already present in CMOS lines, has revived research activity in the field of integrated
ferroelectrics. Artificial ferroelectric synapses have been realized based on two device con-
cepts, namely two-terminal ferroelectric tunneling junctions (FTJ)29–33 and three-terminal
ferroelectric field-effect transistors (FeFET).7,22,24,34–37 Hafnia-based FTJs remain a challenge
as the stabilization of the ferroelectric phase in sub-5 nm thick structures becomes difficult
and polarization drops at film thicknesses relevant for tunneling.33,38,39 Using a transistor
instead has the advantage of separating the write process (low power write through high
impedance gate26) and the read process (through source-drain resistance). It also permits
to tune synaptic resistance by changing the channel geometry. Hafnia-based FeFETs were
demonstrated mainly as non-volatile memory cells,34 steep-slope field-effect transistors,35,36
and artificial neurons.8 These concepts usually are implemented on the front end of line
(FEOL) and use Si as a channel. Because of the constraints imposed by the FEOL on the
thermal budget and on the device geometry, an integration in the back end of line (BEOL)
can be advantageous. E.g., an integration in the BEOL enable a larger device area with
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respect to the size of the ferroelectric domains, which can translate into a larger number of
states. Recently, analog synaptic behavior has been shown in a hafnia-based FeFET with
indium gallium zinc oxide (IGZO) and poly-Si channels fabricated in the BEOL.22,24,37 The
combination of a hafnia-based ferroelectric with an oxide channel is expected to alleviate the
known issues associated with Si-based FeFETs such as unintended low-k interfacial layers
formed at the Si interface. On Si based channels, buffer layers have been used as a solution,
but they have the disadvantage of reducing the effective field over the ferroelectric layer.40–43
For neuromorphic applications the absolute resistance should be in the MΩrange3 and the
relative change in resistance ideally within a window of 83 up to 20-50.44 Those values are
a compromise between being large enough for performing learning tasks, and low enough
to avoid one synaptic element to dominate the respone of a whole column/row of the over-
all crossbar array.3,44 Here, we report on a Hf0.57Zr0.43O2 (HZO) based FeFET utilizing a
tungsten oxide (WOx) channel. We demonstrate the impact of the ferroelectric polariza-
tion on the channel resistance, the influence of the channel thickness on the on/off ratio,
ferroelectric HZO with a long endurance, the stabilization of multiple differentiable states,
a good retention as well as a continuous potentiation and depression. By using a BEOL
compatible process and by using only abundant and CMOS friendly materials, the proposed
HZO/WOx stack is very promising for large-scale integrated neuromorphic hardware based
on ferroelectrics.
2 Results and discussion
For our study, we designed FeFET devices similar to back gated PseudoMOS45 with an
HZO (10 nm)/TiN (10 nm)/n+ Si gate stack and an 8 nm thick WOx channel20,21 (Figure
1a). The channel is formed by oxidizing 2.5 nm of W after the formation of the ferroelectric
HZO.46 The source and drain contacts are deposited on the WOx channel through lift-off.
The device is encapsulated by a 5 nm Al2O3 and a 100 nm SiO2 passivation layer. Contact
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pads are formed on top of the passivation layers and routed through openings to source
and drain. The gate is accessible through the highly n+ doped Si substrate and is shared
between all devices on our chip. As visible in the bright field scanning transmission electron
microscopy (BF-STEM), our fabrication process results in sharp interfaces between the layers
and crystalline WOx grains (Figure 1b). The energy-dispersive X-ray spectroscopy (EDS)
line profile confirms the targeted elemental distributions and reveals regions of intermixing
between the various layers. After the low temperature crystallization of HZO by a millisecond
flash lamp technique described elsewhere,46 grazing incidence X-ray diffraction (GIXRD)
analysis shows the characteristic peak at 30.6Âř of the orthorhombic/tetragonal phase in
HZO (Figure 1c). The diffractogram is consistent with data from metal-ferroelectric-metal
(MFM) structures with the same HZO published in Ref. (46). No monoclinic phase (peaks at
28.2Âř and 31.8Âř)47 is present in our samples, which is a consequence of the low temperature
crystallization technique. Following the oxidation and crystallization of W to WOx, GIXRD
still shows no monoclinic HZO phase, but displays two additional peaks at 28.8Âř and 33.6Âř
that can be attributed to the monoclinic P121/c1 phase of WOx (ICSD-647640).48
For the electrical characterization of HZO in our FeFET devices, additional metal-
semiconductor-ferroelectric-metal (MSFM) capacitor structures have been processed on the
same sample. "Capacitance versus voltage" (C − V ) measurements on a 60 µm× 60 µm ca-
pacitor reveal a ferroelectric typical butterfly-shaped hysteresis curve typical of ferroelectrics,
with a capacitance per unit area of COX = 2.7 µF/cm2 (Figure 2a). The asymmetric be-
havior originates from the asymmetric electrodes (WOx, TiN). "Polarization versus voltage"
(P − V ) measurements were performed on the same capacitor (Figure 2b) and show typical
characteristics. In the pristine state, the P − V curve is anti-ferroelectric (AFE)-like with
hysteresis, especially on the negative voltage side.49 We applied 105 switching cycles with
an amplitude of ±3.8 V at a frequency of 100 kHz, resulting in a pinched P − V curve with
a positive (negative) remanent polarization +Pr = 12.4 µC/cm2 (−Pr = 11.8 µC/cm2). Fur-
thermore, a slight imprint with a positive coercive voltage of +VC = 0.91 V and a negative
5
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Figure 1: Structural data of the FeFET. (a) Schematic illustration of a FeFET, indicating
source (S), drain (D), gate (G), a WOx channel and a ferroelectric HZO gate dielectric.
(b) Cross-sectional BF-STEM image with energy-dispersive X-ray spectroscopy (EDS) line
profile of the SiO2/Al2O3/WOx/HZO/TiN/n+ Si gate region. (c) GIXRD for a diffraction
angle (2θ) from 26Âř to 38Âř showing the presence of the orthorhombic/tetragonal crystalline
phase in HZO after crystallization and after the W layer was oxidized to WOx.
one of −VC = −1.27 V are observed due to the asymmetric electrodes. The cycling endurance
of our HZO is 108 for an MFM structure and 8× 106 in the case of the MSFM configuration
present in our FeFET (Figure S1).
Having confirmed the ferroelectric nature of our HZO gate dielectric, the electrical char-
acterization of the WOx channel in a FeFET device was performed next, by investigating
the influence of Pr , channel thickness (dWOx), and the channel carrier concentration (ND)
on the channel resistance (RDS). For that, three samples with different dWOx and one with a
non-ferroelectric HfO2 gate dielectric were realized. RDS was measured between source and
drain after each 2 µs long write pulse (Vwrite) applied to the gate (measurement scheme can
be seen in Figure S4). For ease of comparison, RDS is normalized by RON (Figure 2c, d, e, f).
A clear hysteresis in RDS is observed for devices with a ferroelectric HZO gate dielectric. To
confirm that the modulation of the channel resistance originates from Pr and not from an-
other effect, an identical device with a non-ferroelectric HfO2 gate dielectric was measured.
Both have an 8 nm thick WOx channel. RDS shows no hysteresis in the non-ferroelectric
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HfO2 sample (Figure 2c) and further proves that the hysteresis originates from the ferroelec-
tricity in HZO. In addition to the polarization in the HZO, the type and concentration of
the free charge carriers50,51 as well as dWOx influence the on/off ratio. For a maximum re-
duction in the channel off-current, the polarization-field induced depletion width (xd) should
be larger than dWOx. Using PoissonâĂŹs equation, the relationship between xd and ND can
be expressed as follows:51–53
xd =
0WOx
CHZO
[(
1 +
2C2HZOVGS
qND0WOx
)1/2
− 1
]
, (1)
where 0 is the vacuum permittivity, WOx the permittivity of WOx (WOx = 189, see supple-
mentary information), CHZO is the HZO capacitance per unit area ( CHZO = 3.14 µF/cm2,
Figure S5b), and VGS is the polarization charge-induced potential across HZO. The carrier
concentration (ND = 1.01× 1020 cm−3), the channel resistivity (ρH = 3.27× 10−1 Ω cm) and
its mobility (µH = 0.19 cm2 V−1 s) were determined by Hall measurements carried out on a
similar sample. Using Eq. (1), a depletion width xd = 1.7 nm, 3.3 nm, 4.8 nm and 6.4 nm
for VGS =1 V, 2 V, 3 V and 4 V, respectively was calculated (Figure S6b). For a constant
polarization, the largest effect is obtained if dWOx < xd = 6.4 nm or ND < 1× 1020 cm−3.
Three samples with different dWOx were realized to benchmark this estimation with experi-
mental data. BF-STEM measurements reveal dWOx = 8 nm, 11.3 nm and 15 nm, as reported
in Figures 1b and S2a,b, respectively. The polarization does not change between the three
structures (Figures 2a and S3a,b). By decreasing dWOx from 15 nm to 11.3 nm and 8 nm the
on/off ratio increases from ≈1 % to ≈5 % and ≈90 %, respectively. Those results agree well
with the xd calculated by Eq. (1).
For neuromorphic applications multiple (analog) levels of the channel resistance, good
retention properties, low device-to-device and cycle-to-cycle variations, fast updates, and low
power consumption are important characteristics of ideal devices.3,4,44,54 The exact require-
ments vary depending on the details of operation and from one implementation to the other.
As an example, inference workloads would use off-line trained weights transferred to the chip
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Figure 2: Capacitance and polar-
ization behavior of a 60 µm× 60 µm
W/WOx/HZO/TiN/n+Si MSFM struc-
ture and WOx channel resistance hys-
teresis: (a) Capacitance versus voltage
(C − V ) measurements after the HZO
was woken up by 20 C − V cycles. (b)
Polarization versus voltage (P − V )
characteristics in the pristine state and
after 105 cycles. (c, f) Comparison of
simultaneously processed samples with
HZO and HfO2 gate dielectric. The non
ferroelectric HfO2 sample does not show
any channel resistance hysteresis. (d,
e, f) Influence of the channel thickness
(dWOx) on the on/off ratio.
to operate the network, and the precision of the weights (≥3bit) is more relaxed as in the
case of a chip designed to perform on-line learning.55 In our device structure, weights are de-
fined through the intermediate states of the channel resistance, enabled via the multi-domain
nature of the ferroelectric HZO layer.25,29,56 By switching only a subset of the domains, a
state between RON and ROFF can be set.29 The fraction of the switched ferroelectric domains
8
(a) (b)
Figure 3: Analog multi-level behavior of a FeFET of 20 µm width and 5 µm length. (a) The
channel resistance (RDS) after the application of 5 µs write pulses (Vwrite) of varying ampli-
tudes. The different curves correspond to different consecutive measurements with reducing
Vwrite range. (b) Retention measurement for 1500 s . Vread,D = 200 mV was uninterruptedly
applied while RDS was measured every 5 s.
depends on the amplitude, width, and number of the applied write pulses. Different puls-
ing schemes on HZO have been investigated in the past.22 For on-line learning algorithms
running on crossbar arrays integrated on CMOS, potentiation and depression pulse schemes
with a constant pulse amplitude and width are preferred to those with varying amplitude.
Nevertheless, for the proof of concept the multi-state nature of a 20 µm wide and 5 µm long
FeFET was investigated by applying voltage pulses of varying amplitudes, while keeping a
fixed pulse duration of 5 µs (Figure 3a). This pulse scheme results in the best linearity in
potentiation and depression.22 By sweeping Vwrite from −4 V to 4 V, RDS shows a hysteretic
cycle from 80 kΩ to 125 kΩ with various intermediate states (on/off ≈ 1.55). By reducing the
range of Vwrite numerous RDS sub-loops can be accessed, as shown in Figure 3a. The asym-
metry in the hysteresis loop is due to the imprint in the ferroelectric layer. Furthermore, the
retention properties have been studied, as demonstrated in Figure 3b. First, an intermediate
state was written by a 5µs pulse. Then, a source-to-drain voltage VDS = 200 mV was applied
for 1500 s, while RDS was measured every 5 s. Between each measured intermediate state the
FeFET was reset to its low resistive state (RON) by setting Vwrite = −4 V during 1 ms. The
9
(b)
(a)
(c)
(d)
Figure 4: Potentiation and depression of a 20 µm wide and 5 µm long FeFET. (a) The top
panel shows multiple potentiation and depression cycles of the channel resistance (RDS)
with varying pulse amplitude (Vwrite) and constant pulse width (twrite). The bottom panel
shows the corresponding write pulse sequence . After each pulse RDS was measured. (b)
Absolute cycle-to-cycle variation of RDS showing the data, average and standard deviation
error bars. (c) Standard deviation of the RDS cycle-to-cycle variation in percent. (d)
Multiple potentiation and depression cycles of RDS with increasing twrite from 40 ns to 250 ns
and constant Vwrite.
FeFET showed stable retention properties for 18 differentiable channel resistances (>4bit)
for the full 1500 s. The good retention measurement hints to an absence of depolarization or
other screening mechanisms. The obtained multistate storage capability, the long retention
and rather fast programming speed makes this FeFET suited for inference applications.
For on-chip learning, artificial synapses require a finer mesh of intermediate levels. In
addition, symmetric and linear potentiation and depression are desirable. With respect to
symmetry the field-driven ferroelectric switching is advantageous to other technologies that
often show abrupt or unidirectional switching.22,44 The requirement of low variability is re-
laxed as the training occurs on a specific hardware and thus incorporates the variability in
its solution.55 To investigate the linearity and symmetry of the potentiation and depression,
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multiple write pulses of increasing and decreasing amplitude were applied. For the poten-
tiation Vwrite was increased from 0 V to 3.5 V and for the depression decreased from 0 V to
−3 V with 100 mV steps (Figure 4a). The duration of the write pulses was kept constant at
10 µs. When averaging over several cycles (Figure 4b), multiple states with small standard
deviation are observed. Normalizing the cycle-to-cycle standard deviation by RON reveals a
constant value of about 1 % (Figure 4c). The number and overlap of states are defined by
the potentiation and depression step size. The latter could be reduced further to increase
the resolution. When fitting the potentiation range from 1 V to 3.1 V and depression range
from −0.9 V to −3.0 V by linear regression (Figure 5a), an adjusted residual-square value
of 0.952 is obtained. The residuals normalized by the RDS window as a function of pulse
number is depicted in Figure 5b. For a more detailed analysis of the symmetry, Gaussian
process regression (GPR) was used to predict a noise free signal (Figure 5c).57 Plotting ∆R
(Figure 5e) and the signal to noise ratio (SNR, Figure 5d) as a function of pulse number
reveals diminishing ∆R and noisier signals towards the extremes. The symmetry factor (SF)
was then calculated using the following equation:57
SF = |∆R+ −∆R−
∆R+ + ∆R−
|, (2)
where ∆R+ is the potentiation and ∆R− is the depression change in resistance at a certain
resistance level. By this definition, SF can take values between 0 and 1 where 0 is the perfect
symmetry. The less linear the range of the data becomes, the larger is SF (Figure 5d). The
average across the full resistance range is SF = 0.20 while the most linear part in the center
reaches a very good symmetry factor of SF = 0.08.
Short programming pulses are advantageous as fast writing and low-power consumption
are important for neuromorphic applications. By varying the pulse width from 40 ns to 250 ns
with a fixed amplitude (Figure 4d), already the shortest applied pulse of 40 ns (equipment
limit) changes the resistance and demonstrates very fast writing capabilities of the FeFET.
It is expected that even shorter pulses could successfully program the device.29 In our device,
11
(e)(c)
(f)(d)(b)
(a)
Figure 5: Extraction of linearity and symmetry metric. Linear regression and the GPR
methodology57 is applied to our FeFET data from multiple cycles with: 22 potentiation
pulses (blue) with increasing amplitude (1 V to 3.1 V) and 22 depression pulses (black) with
decreasing negative amplitude (−0.9 V to −3 V). (a) RDS as a function of pulse number and
the linear regression fit (red). (b) Absolute residuals r normalized by the channel resistance
window.(c) Channel resistance (RDS) as a function of pulse number and the GPR predicted
noise free signal (red). (d) Absolute SNR for each potentiation and depression pulse. (e)
Absolute change of RDS after each potentiation and depression pulse. (f) Symmetry factor
(SF) as a function of RDS.
little energy is consumed while writing a state. When applying Vwrite = 3.5 V a gate current
of Igate = 3.02× 10−8 A is measured. Applying a write pulse duration of twrite = 200 ns
results in E = Vwrite·Igate·twrite
w·l = 2.1× 10−17 J µm−2, where l is the length and w the width of
the gate.
3 Conclusion
We propose a device concept based on the ferroelectric field effect into a thin WOx channel
using HZO gate dielectric, that can be used as a synaptic element in hardware-supported
neural networks. The fabrication process is compatible with the integration in the Back
End Of Line of CMOS technology and is using earth-abundant materials, which is making
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it attractive for large-scale integration. By comparing HZO and HfO2 based devices, and
carefully analyzing capacitor and transistor data, we unambiguously show that the channel
resistance is directly coupled to the polarization of the HZO layer and can be programmed
in a non-volatile manner. Multilevel states programmed over more than 4-bits depth with a
good retention and an almost symmetric potentiation and depression is obtained, together
with a low programming energy. The property of the WOx layer and the geometry of the
device can be arranged so that a well-suited resistance range is obtained, favorable to build
large scale arrays. The proposed device exhibit therefore promising metrics when considered
as a synaptic element for processing cores supporting artificial neural networks. Future work
will concentrate on controlling the channel thickness and the carrier concentration of WOx
to increase the on/off ratio, so that the device can be operated strictly in the linear region,
without ever fully switching all the domains to the same polarization. This is expected to
improve symmetry and to allow a constant pulse scheme for potentiation and depression,
which is more friendly to learning algorithms.
4 Experimental
Sample preparation. Our FeFET is a bottom/gate device with shared gate. The
gate contact is accessed through the Si n+ substrate. First, 10 nm TiN was deposited
using a tetrakis(dimethylamino)titanium (TDMAT) precursor and N2/H2 plasma in an
Oxford Instruments plasma enhanced atomic layer deposition (PEALD) system. An ap-
proximately 10 nm thick layer of HZO was grown in a process using alternating cycles of
tetrakis(ethylmethylamino)hafnium (TEMAH), and ZrCMMM ((MeCp)2Zr(OMe)(Me)) at
300 ◦C. Rutherford Back Scattering (RBS) analysis of the film (not shown) indicated an
actual film composition of Hf0.57Zr0.43O2. The sample was then immediately transferred to a
sputter chamber for the deposition of 4 nm W. For the crystallization of HZO a millisecond
flash lamp anneal (ms-FLA)46 with a background temperature of 375 ◦C was performed.
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After crystallization the 4 nm W was reduced to ≈2.5 nm by Ar sputtering. The W was
then crystallized and oxidized to 10 nm WO3 in a rapid thermal annealer (RTA) at 350 ◦C
for 6 min with 50 sccm O2. Afterwards a reduction of the WO3 to WOx was performed in a
RTA by H2 annealing at 150 ◦C and vacuum annealing at 350 ◦C. WOx was further thinned
by Ar sputtering to 8 nm. Source and drain were deposited by sputtering and liftoff. The
passivation consists of 5 nm Al2O3 by thermal ALD (precursor) and 100 nm SiO2 by plasma-
enhanced chemical vapor deposition (PECVD). Vias were etched using a reactive ion etcher
(RIE) with a CHF3/O2 plasma. Finally, the contacts were realized by depositing 100 nm W
by sputtering and defined in an RIE with a SF6/O2 plasma.
Structural Characterization. Grazing incidence X-ray diffraction (GIXRD) measure-
ments were performed in a Bruker D8 Discover diffractometer equipped with a rotating anode
generator. TEM lamellas have been prepared by Focused Ion Beam using a FEI FIB He-
lios FEI Helios NanoLab 450S and investigated with a double spherical aberration-corrected
JEOL JEM-ARM200F microscope. Bright field STEM (BF-STEM) images have been ac-
quired at 200 kV and Energy Dispersive x-ray Spectroscopy (EDS) line profiles have been
performed using a liquid-nitrogen-free silicon drift detector.
Electrical Characterization. RDS − Vwrite and retention were measured using an Ag-
ilent B1500. Vwrite pulses were generated by a WGFMU and RSU module for the Agilent
B1500 and applied to source and drain simultaneously while grounding the gate (Figure S4a).
RDS was measured by applying an IV-sweep from −200 mV to 200 mV to the drain while
having the source connected to ground (Figure S4b). RDS was then determined by averaging
the resistance at ±200 mV. P − V loops on HZO were recorded using a TF Analyzer 2000
from AixAct. The signal of 5 kHz was applied to the top W/WOx contact while the bottom
TiN/n+ Si contact (substrate) was grounded. For the wake-up of HZO, 105 cycles of ±3.8 V
and 100 kHz were applied.
14
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(a) (b)
Figure S1: Endurance measurements of 10 nm HZO. The total remanent polarization
(P = |Pr−|+ |Pr+|) was determined by positive up negative down (PUND) measurements
with 1 kHz and ±3.5V. The cycling frequency was set to 1 kHz up to 104 cycles, 10 kHz up
to 105 cycles and 100 kHz for cycles above 105: (a) The TiN/HZO/TiN MFM configura-
tion was cycled at ±3.5V. (b) The W/WOx/HZO/TiN MSFM configuration was cycled at
±3.0V with a −0.5V offset.
(a) (b)
Figure S2: Cross-sectional BF-STEM images of the samples from the WOx thickness series:
(a) dWOx = 11.3 nm, (b) dWOx = 15 nm
S2
(a) (b)
Figure S3: P-V measurements on the samples from the WOx thickness series. Polarization
versus voltage (P −V ) characteristics measured on 60 µm× 60 µm W/WOx/HZO/TiN/n+Si
MFM structures at 5 kHz in the pristine state and after 105 cycles: (a) dWOx = 11.3 nm, (b)
dWOx = 15 nm.
(b)(a)
Figure S4: Write and read schematic showing a semiconductor parameter analizer (B1500)
with the waveform generator/fast measurement unit (WGFMU) and its two remote-sense
and switch units (RSU): A state is written by applying a pulse to source (S) and drain (D)
while the gate (G) is grounded. The channel resistance is read by applying an IV-sweep from
−200mV to 200mV to D while having S connected to the common ground through SMU2.
S3
(a) (b)
Figure S5: Capacitance measurements on a 60 µm× 60µm (a) TiN/WOx/TiN MFM and
(b) W/WOx/HZO/TiN/n+Si MSFM structure
WOx permitivity
The permittivity of WOx (WOx = 189) was calculated using the following equation of
two capacitances in series:
1
CWOxHZO
=
1
CHZO
+
dWOx
0 ∗ WOx ∗ A, (1)
where CWOxHZO is the capacitance of the W/WOx/HZO/TiN stack, CHZO the capacitance
of TiN/HZO/TiN stack, dWOx = 8nm the thickness of the WOx channel, 0 the vacuum
permittivity and A = 3600 µm2 the area of the capacitor. From Figure S5a we get CHZO =
1.13× 10−10 F and from Figure S5b we get CWOxHZO = 9.9× 10−11 F.
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Figure S6: Depletion width as a function of carrier concentration ND calculated for different
VGS
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